

Notice of References Cited

Application/Control No.

10/025,289

Applicant(s)/Patent Under
Reexamination
MARTIN ET AL.

Examiner

A. M. Thompson

Art Unit

2825

Page 1 of 1

U.S. PATENT DOCUMENTS

*		Document Number Country Code-Number-Kind Code	Date MM-YYYY	Name	Classification
	A	US-6,035,107	03-2000	Kuehlmann et al.	716/1
	B	US-6,378,112	04-2002	Martin et al.	716/5
	C	US-			
	D	US-			
	E	US-			
	F	US-			
	G	US-			
	H	US-			
	I	US-			
	J	US-			
	K	US-			
	L	US-			
	M	US-			

FOREIGN PATENT DOCUMENTS

*		Document Number Country Code-Number-Kind Code	Date MM-YYYY	Country	Name	Classification
	N					
	O					
	P					
	Q					
	R					
	S					
	T					

NON-PATENT DOCUMENTS

*		Include as applicable: Author, Title Date, Publisher, Edition or Volume, Pertinent Pages)
	U	A. Hu, Formal hardware Verification with BDDs: An Introduction, IEEE Pacific Rim Conference on Communications, Computers and Signal Processing, pages 677-682, August 1997.
	V	R.E. Bryant et al., Formal Hardware Verification by Symbolic Ternary Trajectory Evaluation, 28th ACM/IEEE Design Automation Conference, pages 397-402, June 1991.
	W	W.S. Lee et al., Automatic Verification of Refinement, IEEE International Conference on Computer Design: VLSI in Computers and Processors, pages 226-229, October 1994.
	X	

*A copy of this reference is not being furnished with this Office action. (See MPEP § 707.05(a).)
Dates in MM-YYYY format are publication dates. Classifications may be US or foreign.